device placement, DFM check, LVS, Place And Route, Floor Planning, matching and routing, reliability verification, tape out, layout optimization, post layout extraction, DRC, top level verification, full chip integration, parasitic analysis, Analog Layout, custom IPs