DDR, Pcie, Ethernet, Debugging, System Verilog, test bench development, test plan definition, Cadence, Uvm, assertion-based verification, ARM architectures, HSST, Functional Verification, Regression, Mentor Graphics, constrained random verification, Synopsys