Static Timing Analysis, Routing, Post layout physical verification, Timing Closure, Signal Power Integrity, Power distribution planning, Low Power methodology, ASIC development, Floor Planning, Placement and optimization, Clock network planning, VDSM process technology, Physical Design