Dll, analog design timing analysis, DDR IO, Serder IO, LDO, ADE Cadence tools, Analog RTL modeling, Bandgap power-delivery simulation, Pure complex analog circuit, high-speed clk distribution, Pll, high speed IO

bandgap references , Dll, DDR, ADE, analog timing analysis, Design Verification, transistor-level simulation, analog RTL modeling, power delivery solutions, Spectre, Pll, high-speed clock distribution circuits, clock generation, SERDES, analog mixed-signal circuit design, Cadence Virtuoso, LDOs