C, Makefile, Shell, Perl, Verilog, Ruby, Cache, System Verilog, SystemVerilog language, UVM Methodology and testbenches, Memory system, UVM based verification frameworks and testbenches processes and flows, UVM concepts, debugging firmware and RTL code using simulation tools, DMA, IP level or Sub system level verification, SVA