Search by job, company or skills

ust malaysia

Analog Layout Design Engineer

Save
  • Posted a day ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Key Responsibilities

  • Lead and execute layout design of digital. analog and mixed-signal circuit.
  • Collaborate closely with circuit designers to understand requirements, constraints, and performance targets.
  • Plan and manage layout schedules, resources, and deliverables, ensuring timely completion of projects.
  • Perform floorplanning, placement, and routing while optimizing for area, performance, and manufacturability.
  • Conduct thorough physical verification such as DRC, LVS, ERC including RV.
  • Drive design reviews and provide technical mentorship to junior layout engineers.
  • Interface with foundry partners to ensure compliance with process design rules and manufacturing best practices.
  • Document design methodology and maintain layout guidelines for future projects.

Qualifications:

  • Bachelor's or Master's degree in Electrical Engineering, Microelectronics, or related field.
  • 4+ years of experience in analog/mixed-signal IC layout design.
  • Expert proficiency with industry-standard EDA tools (e.g., Cadence Virtuoso, Mentor Graphics).
  • Deep understanding of transistor level and analog circuit topologies and their layout sensitivities (matching, parasitics, noise, shielding, etc.).
  • Strong problem-solving skills and attention to detail.
  • Excellent communication skills and ability to work collaboratively in a cross-functional environment.
  • Experience mentoring and leading layout teams is a plus.

More Info

Job Type:
Industry:
Employment Type:

About Company

Job ID: 150969833

Similar Jobs

Penang, Malaysia

Skills:

analog mixed-signal IC layout designtransistor level and analog circuit topologiesERCDRCMentor GraphicsLVSCadence VirtuosoPhysical Verification

Penang, Malaysia

Skills:

RoutingfloorplanningPhysical VerificationLVSAnalog Layout DesignMixed-signal integrated circuitsERCPlacementDRCMentor GraphicsFPGA physical designCadence Virtuoso

Penang, Malaysia

Skills:

AntMentor CalibreLVSLatch-upsignal and clock shieldingEMIRCMOS circuit theoryEsdERCDRCisolation techniquesCadence VirtuosoReliability

Malaysia, Penang

Skills:

AntMentor CalibreLVSLatch-upsignal and clock shieldingEMIRCMOS circuit theoryEsdERCDRCisolation techniquesCadence VirtuosoReliability