Search by job, company or skills

ust malaysia

DFT Engineer

ust malaysia
Penang, Malaysia
4-8 Years
Save
new job description bg glownew job description bg glow
  • Posted 19 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Responsibilities:

  • Implementing and optimizing boundary scan, MBIST, test logic insertion, and JTAG solutions.
  • Build verification environments and UVM & SV testbenches based on chip requirements.
  • Developing and validating scan ATPG and compression methodologies.
  • Conducting DFT and post-gate simulation processes to ensure design robustness.
  • Generating and applying DFT constraints for efficient testing.
  • Delivering effective test patterns and collaborating with the test team for ATE debugging.
  • Utilizing EDA tools like Tessent to enhance test processes and efficiency.

Job Requirements:

  • Possesses a Masters or Bachelors degree in Electrical Engineering or Computer Engineering.
  • At least 4-8 years of relevant experience. Fresh graduates are welcome to apply.
  • Proficiency in synthesis tools such as Genus or Design Compiler.
  • Experience working closely with designers to create test plans and strategies.
  • Proven ability to collaborate with implementation teams for DFT insertion and resolve DFT-related timing or congestion challenges.
  • Highly driven and detail-oriented
  • Fresh graduates are welcome to apply.

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Electrical Engineering
Employment Type:
Full time

About Company

ust malaysia

Job ID: 148396475

Jobs by Skill - IT
Jobs by Skill - Non IT
International Jobs
Jobs in Top Cities
Popular Jobs
Last Updated: 26-05-2026 07:58:56 PM
Homejobs in PenangDFT Engineer

Similar Jobs

Senior SOC DFT Engineer

Intel Corporation
Penang, Malaysia

Skills:

bist , boundary scan , Python, Verilog, System Verilog, Jtag, Cadence Modus ATPG, Analysis Tools, verification processes, EDA Tools, Mentor Tessent, Rtl Design, VHDL, Fault Simulation, automated test generation, DFT techniques, Synopsys DFT Compiler

Senior Silicon Design Engineer (DFT)

Inotec AMD
Penang, Malaysia

Skills:

static timing analysis, UNIX, Perl, Linux, Verilog, Debugging, Tcl, DFT design, Synthesis, DFD design, Scan Insertion, Timing Analysis, ATPG verification, Rtl Design, test pattern generation, equivalency checking, EDA Tools, verification of DFx logic, c-shell

Senior Silicon Design Engineer (DFT)

AMD Telecom
Penang, Malaysia

Skills:

static timing analysis, UNIX, Perl, Linux, Tcl, CAD software scripts, Synthesis, DFT RTL integration, Scan Insertion, Timing Analysis, ATPG verification, waveform debugging tools, Rtl Design, EDA tools methodology, test pattern generation, Verilog simulator, DFT design-for-test, equivalency checking, DFD design-for-debug, pattern debug support, DFT documentation, c-shell

Staff DFT Design Engineer

Altera
Penang, Malaysia

Skills:

Tcl, Verilog, Python, Perl, DFT architecture, IEEE 1149.1 JTAG, coverage analysis, Scan Insertion, ATPG pattern generation, systemverilog, Repair Streaming Scan Network, SpyGlassDFT, Cell-Aware Power Aware Memory BIST, PDL retargeting, IEEE 1687 IJTAG, Scan Architecture, SSN ICL extraction

Senior Silicon Design Engineer (DFT)

AMD Ventures
Penang, Malaysia

Skills:

UNIX, Debugging, Linux, Tcl, Perl, DFD design, test pattern generation, CAD software scripts, Timing Analysis, EDA tools methodology, ATPG verification, verification of DFx logic, Rtl Design, Verilog simulator, DFT design, waveform debugging tools, equivalency checking, Synthesis, c-shell, Scan Insertion