

Search by job, company or skills

Technical Specialist - Design Verification
Location: Bangalore, Noida, Pune.
Experience: 8–14 Years.
About the Role:
We are looking for an experienced and passionate Senior Design Verification Engineer to join our team in Bangalore. The ideal candidate will have a strong background in pre-silicon verification of complex IPs or SoCs and be capable of leading verification efforts across multiple projects.
Key Responsibilities:
Required Skills and Qualifications:
Preferred Qualifications:
About Company:
ACL Digital, a leader in digital engineering and transformation, is part of the ALTEN Group. At ACL Digital, we empower organizations to thrive in an AI-first world. Our expertise spans the entire technology stack, seamlessly integrating AI and data-driven solutions from Chip to cloud. By choosing ACL Digital, you gain a strategic advantage in navigating the complexities of digital transformation. Let us be your trusted partner in shaping the future.
Job ID: 144764517
Skills:
S3, Grafana, Lambda, Docker, Terraform, Sns, Python, Api Gateway, AWS, Java, Cloudformation, Dynamodb, Node.js, Jenkins, Cloudwatch, ECS, Sqs, Iam, Dynatrace, Splunk, Kubernetes, AWS CDK, Event Bridge, Serverless Framework, Step Functions, Glue
Skills:
arinc 653 , arinc 429 , Embedded Software Development, Requirements Engineering, AFDX, ARP4754A, verification methodologies, ARINC 615A, DO-178, aerospace software certification standards, software verification and validation strategies, avionics communication protocols, software lifecycle processes
Skills:
Shell, Pcie, Perl, Arm, Python, Tcl, MCU, AMBA, Axi, UCIe, systemverilog
Skills:
synopsys primetime , Perl, Python, Tweaker, Power-Aware Verification UPF, Cadence CCD, Sign-off STA Synopsys PrimeTime PT PT-PX, Cadence Conformal LEC, PrimeClosure, Cadence Tempus, Synopsys Formality, Formal Verification LEC, Constraints Validation Synopsys TCM GCA Ausdia TimeVision SpyGlass, Timing Closure ECO Cadence Tempus
Skills:
System Verilog, formal verification methodologies, C testcases, scripting for flow integration, Uvm, AI ML-driven EDA tools