Routing, Static Timing Analysis, DRC LVS closure, Power distribution planning, ASIC development, VDSM process technology, Physical Design, Timing Closure, Signal Power Integrity, Placement and optimization, Floor Planning, Low Power methodology, Clock network planning

Tcl Scripting, Physical Design, Top Block Floor-planning, Cadence Innovus, Low-power design techniques