
Search by job, company or skills
Showing 2 jobs
Skills:
Perl, Verilog, Python, Tcl, Physical Design, Signoff, VHDL, Full-chip aspects, IP integration, Timing Verification
Skills:
Perl, Verilog, Python, Tcl, Signoff, Formal equivalence, IP integration, Full-chip aspects, Timing convergence, Physical Design, VHDL, Low Power Checks, Timing Verification
