Design Verification, object-oriented programming, Uvm

PERL, System Verilog, Python, Uvm, verification tools and methodologies

C, Makefile, Perl, C Shell, Verilog, Ruby, Oscilloscopes, Uvm, systemverilog, design verification methodology, Synopsys VC Verification IP VIP for USB, USB traffic generators and checkers