Unix, Shell, Perl, Verilog, Automation Scripting, Python, Tcl, VHDL, Physical Design, EDA Tools, Low-Power Design Strategies

redhawk , Python, Apache, Perl, Tcl, CTS, floor-planning, PPA tradeoffs, LVS, AI technologies, Physical Design, Calibre, Physical Verification, StarRC, Synopsys fusion compiler, floor plan synthesis, Synthesis, Routing Extraction, EM, Ir, signoff, Place And Route, DRC, Timing Closure, Placement, Cadence PrimeTime