
Search by job, company or skills
Showing 7 jobs
Skills:
cadence schematic capture , Hspice, high-speed custom digital design flows, AMs, Cadence Virtuoso, Spectre
Skills:
Modeling, automation techniques, reusable intellectual property, circuit design verification, silicon correlation, analog and mixed-signal IC design, semiconductor device physics, CMOS technologies, AI-driven engineering tools, product qualification, DRAM, advanced process nodes
Skills:
System Integration, Matlab, Signal Grounding, Monte Carlo Analysis, Physical Layout Management, Top-level Verification, Block-level Modeling, AMs, Post-layout Parasitic Extraction, Architectural Tradeoff Analysis, Block-level Topology Selection, IC System Partitioning, Spectre, Worst-case Identification, Schematic Generation, Simplis, Routing Tradeoffs, Device Physics Knowledge
Skills:
UNIX, signals systems and transforms, MOS transistors, Analog Circuit Design, layout tradeoffs, layout verification tools, device physics, High Volume Manufacturing, feedback systems, Mixed Signal Design, AC DC analysis, circuit simulation tools, CMOS Bi-CMOS fabrication processes, poles zeros compensation, loop dynamics, Modeling Tools, end-to-end design flow
Skills:
circuit testing , clocking circuits, analog to digital converters, CMOS technologies, Circuit Simulation, LDO, analog power circuits, analog fundamentals, Analog Electronics, analog behavior modeling
Skills:
temperature sensors , bandgap references , AC simulations, Spectre AMS, mixed-signal circuit design, DNL, ADEXL, op-amps, biasing circuits, INL, Cadence Virtuoso suite, low-noise Sigma-Delta converters, Layout XL, THD, precision analog circuits, CMOS technologies, DC operating point, noise, Schematic Maestro, Stability, frequency response, LDOs, mismatch analysis
Skills:
Perl, Python, Tcl, Skill, Calibre PVS, Cadence Virtuoso, High-voltage process technologies, IR drop, Physical verification tools, PEX, Reliability-aware layout, Antenna density, High-current routing, Layout methodology improvements, LVS, Parasitic control, Latch-up prevention, Electromigration, Noise isolation, Thermal effects, ERC, DRC, Extraction and reliability tools, Tape-out readiness, Guard rings
