Search by job, company or skills

lancesoft malaysia

Design Verification Engineer

Save
new job description bg glownew job description bg glow
  • Posted 6 days ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Brief JD – SoC DFX DV Engineer

Contract Duration- 1 Year(can be extended and renewed)

Role Summary

We are hiring a SoC DFX DV Engineer in Penang to work on chip-level Design for Test (DFX) verification for SoC products. The role focuses on developing and verifying DFX test plans, supporting silicon bring-up, and collaborating with test engineering teams for ATE testing.

Key Responsibilities

  • Develop and implement SoC DFX verification plans and test cases
  • Work on chip-level DFX functional verification
  • Support cross-die co-simulation and power-aware simulations
  • Assist with silicon bring-up and ATE testing
  • Study and implement advanced test strategies

Required Skills

  • Strong knowledge of:
  • Verilog RTL design & verification
  • ASIC/SoC design concepts
  • Testbench development
  • Familiarity with:
  • System Verilog
  • UVM
  • Modeling concepts

Preferred/Bonus Skills

  • Knowledge of:
  • JTAG protocols (1149.1, 1500, 1687)
  • DFT Scan/BIST
  • Scripting experience in:
  • Python
  • Perl
  • Tcl
  • Good communication and teamwork skills

Experience & Education

  • Bachelor's degree + 3 years experience, OR
  • Master's degree + 1 year experience

More Info

Job Type:
Industry:
Function:
Employment Type:

About Company

Job ID: 147546647

Similar Jobs

Penang, Malaysia

Skills:

OvmSystem VerilogFPGA verificationvalidation test suitesDesign VerificationUvmconstrained random verification methodologiesFPGA prototypingFPGA architecture

Penang, Malaysia

Skills:

PerlPythonAsic verificationdigital IP verificationSVUvm

Penang, Malaysia

Skills:

DDRUsbPcieEthernetSimulation and debug toolsAssertions SVAFunctional verification methodologiesProtocol verificationUvmsystemverilogCoverage-driven verification

Penang, Malaysia

Skills:

DDRPcieEthernetDebuggingSystem Verilogtest bench developmenttest plan definitionCadenceUvmassertion-based verificationARM architecturesHSSTFunctional VerificationRegressionMentor Graphicsconstrained random verificationSynopsys

Penang, Malaysia

Skills:

PerlVcsBashPythonAxiPCIe protocolPIPECadenceSynopsysUvmsystemverilog