Search Jobs

Search by job, company or skills

Design Verification Engineer

Design Verification Engineer

Thales
  • Posted a day ago
  • Be among the first 10 applicants

Job Description

We're Hiring: Technical Lead – Design Verification Engineers (SV-UVM & DO-254) to drive our transition to SV-UVM and champion DO-254 excellence — a role that blends deep technical execution with coaching and mentorship.

Thales India Engineering Competency Center (ECC), Bengaluru.

What you'll do:

Coach the team on SV-UVM best practices & advanced debugging

Architect & code UVM components (agents, scoreboards) and complex test scenarios

Verify communication interfaces & bus protocols (AXI4, SPI, PCIe, UART, ARINC 818/664)

Own end-to-end DO-254 verification (DAL A/B) with full requirement-to-test traceability

Lead technical estimation, planning & risk mitigation for the IVV scope

What we're looking for:

8+12 years in FPGA/ASIC Verification

Expert, hands-on SV-UVM practitioner

Strong knowledge of AXI4, PCIe, ARINC standards

DO-254 (DAL A/B) or ISO 26262 (ASIL-D) experience

Proficiency in Questasim/VCS/Xcelium/Rivera-PRO

Python/TCL scripting for automation

B.Tech/B.E or M.Tech in Electronics & Communication

Aerospace/Defense background is a plus

Join Thales and help build technology that makes the world safer, greener, and more connected.

If Interested Please drop you resume to [Confidential Information]

More Info

Key Skills

Xcelium

Questasim

ARINC 818

DO-254 DAL A B

SV-UVM

Rivera-PRO

AXI4

About Company

Similar Jobs

12-14 yrs
Bengaluru, India
Skills:
Perl, Python, Tcl, Xcelium simulation, vManager, Real-Number Modeling, Verilog-AMS, JasperGold, Uvm, SVA, systemverilog
8-10 yrs
Bengaluru
Skills:
code coverage , Verilog, Debugging, FPGA Design, Scripting, Regression Testing, Vcs, systemverilog, Uvm, Testbench Development, Simulation Tools, Functional Verification, Timing Analysis, SoC Verification, Verification Plan, Verdi
7-9 yrs
Bengaluru, India
Skills:
code coverage , perl, Regression Testing, Ovm, Ethernet Protocols, Python, multiple RTL simulators, X-propagation, Uvm, systemverilog, functional coverage
7-10 yrs
Bengaluru, India
Skills:
Perl, Verilog, Python, Cadence Incisive, Xcelium, complex testbenches, Uvm, systemverilog, Synopsys VCS, RTL design concepts, VHDL, formal verification, verification environments, Modelsim
5-12 yrs
Bengaluru
Skills:
Automated Testing, Scripting Languages, systemverilog, Uvm, Verification Planning, Testbench Development, Functional Coverage, Debugging Skills, Signal Processing, FPGA Verification