RTL FPGA Validation
ust malaysia- Posted 12 hours ago
- Be among the first 10 applicants
Job Description
Who we are:
At UST, we help the world’s best organizations grow and succeed through transformation. Bringing together the right talent, tools, and ideas, we work with our client to co-create lasting change. Together, with over 30,000 employees in 25 countries, we build for boundless impact—touching billions of lives in the process. Visit us at www.UST.com
We are looking to fill a Senior FPGA Engineer who has worked on:
Experience: 4+ years of experience
Working location: Penang, Malaysia
The Role : Candidate will be responsible for FPGA implementation and create comprehensive functional test plans for the interface validation of IO controllers. The candidate will execute functional test plans of IP using FPGA hardware & software validation tools, oscilloscopes, & logic analyzers.
The Person : Requires good written and oral communication skills with a Demonstrated ability to communicate with a variety of engineering disciplines and management.
Responsibilities :
- Perform RTL glue logic development
- Perform FPGA system implementation (timing closure, clocking, pin assignments etc)
- Perform FPGA hardware testing
- FPGA implementation/timing closure using Xilinx Vivado tools
- Creating simple unit level test bench
- Pre silicon validation via FPGA for emulating the targeted IP sub-system
- Post silicon validation, lab bring up and debug of the targeted IP sub-system
- Root cause analysis and resolving issues encountered either in pre-silicon or post silicon targeted IP sub-system
Preferred Experience & Skill Set:
- Requires experience and demonstrated technical expertise in the development & execution of platform level functional test plans. Platform level experience with high speed I/O interfaces
- Experienced in FPGA development, Synthesis with logical & physical constraints, Timing closure and Place and Route in FPGA
- Requires experience and demonstrated technical expertise in the domain of High speed I/O interfaces of computer system.
- Requires good written and oral communication skills; Demonstrate the ability to communicate with a variety of engineering disciplines and management.
- Familiarity with Xilinx reference platforms such as Zynq reference board etc
EDUCATION: B. S. in Electrical Engineering or Computer Engineering
Contact Ms. Anna - WhatsApp: +84935059669
Email: [Confidential Information]
More Info
Key Skills
clocking pin assignments
FPGA hardware software validation tools
logic analyzers
RTL glue logic development
functional test plans
FPGA implementation
Xilinx Vivado tools
