Search by job, company or skills

Senior Design Verification Engineer

Senior Design Verification Engineer

t-footprint
3-5 Years
Not Disclosed
  • Posted 23 days ago
  • Be among the first 10 applicants

Job Description

The Role

We are looking for a Design Verification Engineer with 3+ years of experience to join our team in Bayan Lepas, Penang. You will be involved in verifying IP blocks and SoC designs, developing verification environments and test scenarios, and working closely with cross-functional teams to debug and resolve complex design issues.

Key Responsibilities

  • Collaborate closely with cross-functional teams to verify IP blocks and SoC designs and ensure functional correctness.
  • Develop and execute comprehensive verification plans, test scenarios, and test cases across different design components and system levels.
  • Develop and maintain UVM-based verification environments, testbenches, and verification infrastructure.
  • Perform functional, interface, performance, and system-level verification, including debugging and root-cause analysis of design issues.
  • Support IP integration and SoC verification, working closely with design, architecture, and other engineering teams.
  • Identify, analyze, and resolve verification issues to ensure design quality, stability, and reliable system operation.

Required Qualifications

  • Bachelor's or Master's degree in Electrical/Electronics/Computer Engineering, or any related field
  • Strong understanding of digital design and verification methodologies.
  • Proficiency in C programming for developing test cases and verification utilities.
  • Experience with functional, interface, and/or SoC-level verification.
  • Strong debugging and problem-solving skills, with the ability to analyze and resolve complex verification issues.
  • Strong team player with excellent communication and collaboration skills, capable of articulating technical concepts clearly.

More Info

Job Type:
Function:
Employment Type:

Key Skills

SoC-level verification

UVM-based verification environments

About Company

Similar Jobs

4-6 yrs
Malaysia, Penang
Skills:
System Verilog, C, Python, Debugging, C++, System simulation models, Uvm, Test benches, FPGA design verification, Verification tools and methodologies, IP verification plans