Search by job, company or skills

oppstar berhad

Senior DFT Engineer

oppstar berhad
Penang, Malaysia
3-5 Years
Save
  • Posted 10 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Job Description :

  • Participate in DFT architecture definition;
  • Perform DFT features implementation and verification.
  • Develop/improve Scan and MBIST insertion flow;
  • Perform ATPG simulation, pattern generation and fault coverage analysis;
  • Perform MBIST insertion, validation and pattern generation;
  • Create and maintain DFT timing constraints;
  • Work with Test Engineers to bring-up test patterns on ATE and debug test pattern failures;
  • Work with Designers to drive testability issues to closure.

This role can be located in Penang or KL

Requirements :

  • Minimum of 3 years of working experience in DFT implementation and validation for complex SoC designs;
  • Knowledge of DFT (JTAG/SCAN/MBIST) concepts, architecture and methodology;
  • Strong knowledge and experience in Scan Insertion , TestKompress and generating ATPG vectors for Stuck-At and At-Speed Faults.
  • In-depth experience in analyzing and improving scan coverage;
  • Hands on experience in MBIST, experience in Boundary Scan, inserting tap controller and P1500;
  • Strong debug and validation skills;
  • Strong communications and stakeholder management skills
  • Self-motivated, with proven collaboration and leadership skills

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Semiconductor
Employment Type:
Full time

About Company

oppstar berhad

Job ID: 148963523

Jobs by Skill - IT
Jobs by Skill - Non IT
International Jobs
Jobs in Top Cities
Popular Jobs
Last Updated: 10-06-2026 06:09:44 AM
Homejobs in PenangSenior DFT Engineer

Similar Jobs

Senior Silicon Design Engineer (DFT)

AMD Telecom
Penang, Malaysia

Skills:

UNIX, Linux, Tcl, static timing analysis, Perl, Scan Insertion, test pattern generation, CAD software scripts, Timing Analysis, EDA tools methodology, ATPG verification, Verilog simulator, Rtl Design, pattern debug support, waveform debugging tools, Synthesis, equivalency checking, DFD design-for-debug, c-shell, DFT documentation, DFT design-for-test, DFT RTL integration

Senior Silicon Design Engineer (DFT)

Inotec AMD
Penang, Malaysia

Skills:

static timing analysis, UNIX, Perl, Linux, Verilog, Debugging, Tcl, DFT design, Synthesis, DFD design, Scan Insertion, Timing Analysis, ATPG verification, Rtl Design, test pattern generation, equivalency checking, EDA Tools, verification of DFx logic, c-shell

Senior Silicon Design Engineer (DFT)

AMD Ventures
Penang, Malaysia

Skills:

UNIX, Debugging, Linux, Tcl, Perl, DFD design, test pattern generation, CAD software scripts, Timing Analysis, EDA tools methodology, ATPG verification, verification of DFx logic, Rtl Design, Verilog simulator, DFT design, waveform debugging tools, equivalency checking, Synthesis, c-shell, Scan Insertion

Senior SOC DFT Engineer

Intel Corporation
Penang, Malaysia

Skills:

bist , boundary scan , Python, Verilog, System Verilog, Jtag, Cadence Modus ATPG, Analysis Tools, verification processes, EDA Tools, Mentor Tessent, Rtl Design, VHDL, Fault Simulation, automated test generation, DFT techniques, Synopsys DFT Compiler