- Posted 5 days ago
- Be among the first 10 applicants
Job Description
Job Summary
We are seeking an expert Senior Process Engineer to focus on process development, characterization, and mass production scale-up for wafer assembly process steps such as back grinding, dicing, laser groove, edge trimming, lamination etc, in our advanced 2.5D/3D packaging research lab. In this technical role, your primary objective will be developing and delivering ultra-thin, high yield, high strength diced dies for 2.5D/3D advanced packaging.
Key Responsibilities
- Responsible for process development for Si/mold wafer backside grinding/thinning process, laser stealth dicing process, edge trimming process and lamination process for functional chips, with our R&D line.
- Optimize wafer thinning thickness, grinding speed, cutting path and laser cutting parameters to avoid chip crack, and edge chipping for the Si wafers.
- Solve process abnormalities in wafer thinning and dicing processes, including wafer warpage, surface scratch, incomplete cutting and chip breakage.
- Characterize wafer thickness uniformity, cutting quality and production capacity, carry out continuous process optimization to improve product yield.
- New process development for DBG or SDBG process for super thin wafers processing with detailed process characterization.
- Evaluate process compatibility between wafer grinding/stealth dicing and bumping & flip-chip processes, optimize process integration to avoid subsequent process failure attributed to front-end process variations.
- Compile process SOP, WI, failure reports and engineering change documents; support ramp up process setup and process verification.
Key Requirements & Qualification
- Education: A Bachelor or Master degree in Materials Science, Chemical Engineering, Mechanical Engineering, Microelectronics, or an equivalent technical discipline
- Experience: 3 to 6+ years of hands-on process engineering in wafer mounting, wafer dicing, wafer thinning or grinding, especially in handling advanced packaging wafers with more complex topology or stack
- Experience working with external equipment and material suppliers to develop equipment and materials needed to support new assembly requirements. Characterize, qualify and bring the process up for mass production
- Familiarity with SPC, JMP data analysis, and DOE matrix design for process development and problem identification and solving using meticulous fixing methods
More Info
Key Skills
wafer assembly process
laser groove edge trimming
DBG or SDBG process
DOE matrix design
edge trimming process
back grinding
stealth dicing
lamination
wafer thinning
JMP data analysis
bumping flip-chip processes
laser cutting parameters
Si mold wafer backside grinding thinning process
lamination process
laser stealth dicing process
wafer grinding



