Defect Tracking, Verilog, Test Planning, coverage analysis, RTL simulation, regression management, digital logic design concepts, interface protocols, Uvm, systemverilog, Verification Tools, formal verification, VHDL, EDA Tools, FPGA architectures, design verification methodologies

Design Verification, object-oriented programming, Uvm

PERL, System Verilog, Python, Uvm, verification tools and methodologies

C, Makefile, Perl, C Shell, Verilog, Ruby, Oscilloscopes, Uvm, systemverilog, design verification methodology, Synopsys VC Verification IP VIP for USB, USB traffic generators and checkers