Search by job, company or skills

Physical Design Engineer

devloit
5-10 Years
Penang, Malaysia

This job is no longer accepting applications

Job Description

Principal Physical Design Engineer (6–10 Years)

Role Summary:

We are seeking a Principal Physical Design Engineer with 5 –10 years of ASIC physical design experience. The role involves driving the complete physical design flow from floorplanning to GDSII signoff, ensuring timing, power, area (PPA), and quality targets are achieved. You will also contribute to design methodology improvements and mentor junior engineers.

Key Responsibilities:

  • Execute end-to-end ASIC physical design (Floorplanning, Place & Route, CTS, Timing Closure, GDSII).
  • Optimize designs for PPA while meeting timing and power targets.
  • Implement low-power design techniques (Power Gating, Clock Gating, MBR).
  • Perform LEC, DRC/LVS, and physical verification/debugging.
  • Develop and improve physical design flows and methodologies.
  • Mentor junior engineers and collaborate with global design teams.

Required Skills & Qualifications:

  • B.E./B.Tech/M.E./M.Tech in Electronics or related field.
  • 5–10 years of ASIC Physical Design experience with multiple tape-outs in advanced VDSM nodes.
  • Strong expertise in Floorplanning, Placement, CTS, Routing, Timing Closure, and Physical Verification.
  • Hands-on experience with Synopsys ICC2/PT, Cadence Innovus, Tempus/ETS, and Cadence PVS.
  • Strong understanding of DRC/LVS, DFM, and low-power implementation.
  • Excellent debugging, analytical, and communication skills.

To apply, send your resume at [Confidential Information]

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Engineering
Employment Type:
Full time

About Company

Job ID: 151303833

Last Updated: 18-07-2026 05:58:20 PM
Homejobs in PenangPhysical Design Engineer

Similar Jobs

Senior Physical Design Engineer

devloit
Penang, Malaysia

Skills:

routing, power distribution planning, LEC, MBR flows, Floor Planning, design tools and flows, Low Power physical design flows, Power-Gating, clock network planning, Timing Closure, Clock-Gating, placement and optimization

Physical Design Engineer

ust malaysia
Penang, Malaysia

Skills:

rc extraction , Timing ECO Implementation, Physical Design, Timing ECOs, Placement, floorplanning, Timing Closure, Routing and Optimization, Full-chip and Block-level Physical Implementation

Physical Design Engineer

ESolutions
Penang, Malaysia

Skills:

power integrity , UNIX, routing, Linux, Perl, Verilog, Shell scripting, Tcl, Cadence PVS, floorplanning, LVS closure, Cadence Innovus, Cadence ETS, Signal Integrity, Physical Verification, VHDL, Synopsys ICC, RTL-to-GDSII implementation, Timing Closure, DRC, Placement

Sr. Physical Design Engineer

Quest Global
Penang, Malaysia

Skills:

Shell, PYTHON, Static Timing Analysis, Tcl, Flex-H, power analysis, STA constraints, FinFET Dual Patterning nodes, Innovus, Physical Design, PD metrics dashboard scripts for QOR tracking, PNR flow from RTL to GDS flow, Multi-point CTS, Custom-CTS

Senior Physical Design Engineer

Altera
Penang, Malaysia

Skills:

layout verification , static timing analysis, routing, Synthesis, coverage analysis, electrical rule checking, formal equivalence verification, Power Clock Distribution, physical design implementation, structural design checking, physical clock design, Place And Route, power and noise analysis, placing, static and dynamic power integrity, RTL to GDS, Floor Planning, Dft, EDA Tools, Timing Closure, multiple power domain analysis, Clock Tree Synthesis