Search by job, company or skills

Physical Design Engineer

  • Posted a day ago
  • Be among the first 10 applicants

Job Description

Physical Design Engineer (PnR or STA)

Job Description:

  • Drive full-chip and block-level physical implementation, including floorplanning, placement, clock tree synthesis (CTS), routing, and optimization.
  • Perform timing closure across multi-corner, multi-mode (MCMM) conditions, ensuring compliance with performance, power, and area (PPA) goals.
  • Conduct static timing analysis (STA) using PrimeTime or equivalent tools, including timing ECO implementation and signoff validation.
  • Perform physical verification (DRC/LVS), crosstalk analysis, and EM/IR checks to ensure design reliability and manufacturability.
  • Collaborate with front-end design, STA, and power teams to resolve timing, congestion, and design rule issues efficiently.
  • Develop and maintain methodology scripts (Tcl, Perl, or Python) to automate and streamline physical design and STA workflows.
  • Utilize advanced PnR tools such as Synopsys ICC2/ICC, Fusion Compiler, or Cadence Innovus for implementation and optimization.
  • Support tape-out activities, including design signoff and physical database management.

Job Requirements:

  • Bachelor's or Master's degree in Electrical/Electronic Engineering or a related field.
  • At least 3-8 years of experience in ASIC physical design (PnR and STA focus).
  • Strong hands-on experience with FinFET and advanced nodes (16nm, 14nm, 12nm, sub-10nm).
  • Proficiency in timing analysis, optimization, and closure using Synopsys PrimeTime or equivalent.
  • Experience in PNR implementation flows using Synopsys ICC2/Fusion Compiler, or Cadence Innovus.
  • Solid understanding of design constraints (SDC), RC extraction, and timing ECOs.
  • Knowledge of physical verification tools (Calibre, StarRC, Redhawk) is a plus.
  • Proficient in scripting languages such as Tcl, Perl, and Python.
  • Excellent analytical and problem-solving skills, with attention to detail and ability to work in a fast-paced environment.
  • Willing to work in Bayan Lepas, Penang Malaysia.

Note : Preferred Malaysia-based candidates. Expats are welcome to apply.

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 151552999

Similar Jobs

Penang, Malaysia

Skills:

routingpower distribution planningLECMBR flowsFloor Planningdesign tools and flowsLow Power physical design flowsPower-Gatingclock network planningTiming ClosureClock-Gatingplacement and optimization

Penang, Malaysia

Skills:

power integrity UNIXroutingLinuxPerlVerilogShell scriptingTclCadence PVSfloorplanningLVS closureCadence InnovusCadence ETSSignal IntegrityPhysical VerificationVHDLSynopsys ICCRTL-to-GDSII implementationTiming ClosureDRCPlacement

Penang, Malaysia

Skills:

ShellPYTHONStatic Timing AnalysisTclFlex-Hpower analysisSTA constraintsFinFET Dual Patterning nodesInnovusPhysical DesignPD metrics dashboard scripts for QOR trackingPNR flow from RTL to GDS flowMulti-point CTSCustom-CTS

Penang, Malaysia

Skills:

layout verification static timing analysisroutingSynthesiscoverage analysiselectrical rule checkingformal equivalence verificationPower Clock Distributionphysical design implementationstructural design checkingphysical clock designPlace And Routepower and noise analysisplacingstatic and dynamic power integrityRTL to GDSFloor PlanningDftEDA ToolsTiming Closuremultiple power domain analysisClock Tree Synthesis

Penang

Skills:

synopsys primetime Asic Physical DesignCadence innovusSynopsys