Physical Design Engineer
neural semiconductor limited- Posted 10 hours ago
- Be among the first 10 applicants
Job Description
Company Description
Neural Semiconductor Sdn Bhd is the Malaysian entity of Neural Semiconductor Inc. (USA), providing VLSI design services out of Penang. We support semiconductor customers with ASIC design and verification services, delivered by an experienced technical team. Our Penang centre is growing its engineering team to work closely with customers across the Malaysian and regional semiconductor ecosystem.
Role Description
This is a full-time, on-site Physical Design Engineer role based in Bayan Lepas, Penang. The Physical Design Engineer will be responsible for implementing and optimizing chip-level physical design, including floorplanning, placement, clock tree synthesis, routing, and timing closure. Daily tasks include collaborating with logic and RTL design teams, performing physical verification, and resolving design rule and layout-related issues. The role involves analyzing power, performance, and area trade-offs, running sign-off checks, and preparing documentation and reports for project milestones. The engineer will work closely with cross-functional teams to ensure designs meet functional, reliability, and manufacturability requirements
- Qualifications
- Strong skills in Physical Design, including floorplanning, placement, clock tree synthesis, routing, and timing closure.
- Proficiency in Physical Verification, including DRC, LVS, and related sign-
- Solid understanding of Logic Design and Circuit Design principles for digital integrated circuits.
- Experience with RTL Design flows and interaction with front-end design teams.
- Familiarity with industry-standard EDA tools for synthesis, place-and-route, and sign-off analysis.
- Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, or a related discipline.
- Ability to analyze complex design issues, work collaboratively in cross-functional teams, and communicate clearly in English.
- Exposure to ASIC design flows, low-power design techniques, and advanced process nodes is an advantage.



